Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] How much Logic elements will be consumed when using Chipscope?

Status
Not open for further replies.
blooz

blooz

Advanced Member level 2
Joined
Dec 29, 2010
Messages
560
Helped
121
Reputation
242
Reaction score
116
Trophy points
1,343
Location
India
Activity points
4,985
Our spartan3IC is xc3s50 and has only 1728 logic cells we are implementing a 16 bit RISC core with Some peripherals ..Now We are at Subsystem design level and find it difficult to verify the ouput with LEDS on the board Itself so We want to Migrate to Chipscope ...How much resource will be consumed ..We have no experience with chipscope .....
 

It will use some, but it will depend on how many signal you add into chipscope. Its generally quite small for LEs, but more BRAM is consumed for more signals/larger capture size.
 
  • Like
Reactions: blooz

    blooz

    blooz

    Points: 2
    Helpful Answer Positive Rating
thank you .......
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top