Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Please don't post empty reply just for points. Be more constructive!
To use 'C' style of function in VHDL simulation is used in some of the tools like FPGAdv. If you don't have their library, there is a free one is also quite useful. Below is some example citing in their README.
fout:=fopen("cpudata.txt", "w");
if fout=0 then
printf("cannot open file=xxx_out.txt\n");
else
fprintf(fout, "alu bus=%s", alu_bus);
fprintf(fout, "=%#x", alu_bus);
fprintf(fout, "=%d\n", alu_bus);
fclose(fout);
end if;
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
