Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HFSS Incident Wave and Voltage Optimization

Status
Not open for further replies.
B

bdeb4

Newbie level 1
Joined
Nov 14, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
I have draw a model of a FET with a silicon layer, bulk oxide, metal, etc. In addition, I have drawn wires which run to contact pads which connect to the source, drain, and gate of the FET. I have excited this model with an incident plane wave of say, 1 V/m.

I am trying to find a way to arrange the wires and contact pads in such a way that I get the largest voltage differential between the gate and source of the FET.

Can someone suggest a way to achieve this using HFSS?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top