Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help about Verilog model of a pipelined maximizer/minimizer

Status
Not open for further replies.

hokmabadi

Newbie level 3
Joined
Nov 26, 2009
Messages
4
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,295
I want to write a Verilog model of a pipelined circuit which its output is y[n] = max{xi[n], 1<i<6}. The inputs and outputs are all m-bit signed 2’s-complement integers.
plz help. thnx
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top