hokmabadi
Newbie level 3
I want to write a Verilog model of a pipelined circuit which its output is y[n] = max{xi[n], 1<i<6}. The inputs and outputs are all m-bit signed 2’s-complement integers.
plz help. thnx
plz help. thnx
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.