Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Vout vs Vin Characteristics

Status
Not open for further replies.
V

vvemuri

Newbie level 2
Joined
Nov 6, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
When I replace my PMOS with a
1. low resistance
2. high resistance in a an inverter and apply vin (0 to Vdd) to nmos how does the out put look like? Where does my Vout stand when Vin is 0. Does it stand at Vdd even when I have very high resistance?
 

yes it will give Vout=Vdd even when you have very high resistance instead of a PMOS. theoratically it will have to work like this.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top