Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can see hierarchy after synthesizing Verilog in ISE 6.1

Status
Not open for further replies.
B

Bartart

Full Member level 2
Joined
Feb 20, 2002
Messages
124
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
Europt
Activity points
1,107
ise 6.1 and verilog

Hi friends!!

I have a problem using Xilinx ISE and verilog files, after a synthese I am unable to see a hierarhy in floorplaner. I have check and uncheck the "keep hierarhy" in synthese options menu but still no changes.

Strange is that i don't have any kind of problem if i use vhdl code.


any idea?


thanks bart
 

ise 6.1 and verilog

this seems to be very unusual

ashish
 

Re: ise 6.1 and verilog

Hi!

The problem was solved fortunatly. Error - wrong switch in my script was the main problem. :?


bart
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top