Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is "WLP"?

Status
Not open for further replies.
Please provide context. it may be a company-specific abbreviation where no one will know. or it could be ECAD tool specific. More info would help.
 

The next time your searching for acronyms, I suggest to operate the respective internet databases yourself. Because you (hopefully) know the context.

The three first entries are related to electronics and computers somehow: WLP - encyclopedia article about WLP.
 

WLP means Wafer Level Packaging.It is an adcanced IC packaging( remember SOIC,TSSOP etc)

The wafer-level package (WLP) is a type of chip-scale package (CSP), which enables the IC to be attached face down to the printed circuit board (PCB) using conventional SMT assembly methods. The chip's pads connect directly to the PCB pads through individual solder balls (Figure 1). WLP technology differs from other ball grid array, leaded, and laminate-based CSPs because no bond wires or interposer connections are required. In general, underfill material is not required for WLP. However, in certain applications such as mobile devices, underfill can enhance WLP mechanical robustness. The main advantages of the WLP are a small package size, a minimized IC-to-PCB inductance, and a shortened manufacturing cycle time.


**broken link removed**
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top