Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] VerilogA - simple error and confusion

Status
Not open for further replies.
S

starsunmoon

Junior Member level 1
Joined
Apr 12, 2008
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,403
((Question on Verilog-A . Please feel free to move to a more proper board if there is one: ))

How to assign a value to an element of an array ?

what I have by following an example from cad tool's example:

......

input vin;
electrical vin;
parameter real vd[0:7] = '{0,0,0,0,0,0,0,0};

analog begin

if (V(vin)==1) vd[0] = '{3.3};

end

......


The error message I got is:



ERROR (VACOMP-1567): "if (V(vin)==1) vd[0] = '{3.3};<<--? "
"~/block1/veriloga/veriloga.va",
line 26: Encountered assignment to a parameter in an incorrect context.
Assign parameters only in the same statement in which you declare
them.
 

You cannot assign a value to a parameter within the analog block. Try to define vd as a real only (not parameter real but just real).
 
I changed the code as said, and it helped to eliminate that error. So I tried to initialize the array element following the toolkit example using "generate", and however got the following errors. Wondering if you could tell the correct syntax to complete this array element initialization and later on read-write. Thank you !



generate i (7, 0) begin
vd = 0;
end



Error found by spectre during AHDL compile.
ERROR (VACOMP-2259): "generate<<--? i (7, 0) begin"
"~/block1/veriloga/veriloga.va",
line 20: syntax error.
ERROR (VACOMP-1814): Maximum allowable errors exceeded. Exiting AHDL
compilation....
 
Last edited:

If vd is defined ad real vd[7:0], you can initialize it as:
Code: 
for (i=0;i<=7;i=i+1)
vd[i]=0.0;
The generate statement applies only to output quantities.
 

Thanks a lot. However, after putting in those code, it complained about the 'for' loop. It is "syntax error" though no further explaination given.
 

I do not see any syntax error in the line I sent you. Maybe you want to show the whole code to get some help?
 
starsunmoon said:
... it complained about the 'for' loop. It is "syntax error" though no further explaination given.
Click to expand...
May be you missed the begin & end statements in your for loop? See e.g. **broken link removed**, p. 31 bottom (p. 47 of the PDF).
 
Last edited:
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top