Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to implement Pipeline

Status
Not open for further replies.

boopathy13

Newbie level 5
Joined
Jun 4, 2010
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
chennai
Activity points
1,344
Please Can anyone provide me a simple vhdl/verilog code for pipeline implementation?
 

Pipeline is an architecture or implementation method. There is not such a code for pipeline. Everything can be implemented in pipeline architecture. It's not a code example
 

Think about what a pipeline is. First thing to do is draw out your pipeline. What happens in the first stage? Then the second, etc. Pipelines are relatively easy to code in VHDL, although an FSM is simply the easiest! Draw out your pipeline and we might be able to assist you better.

Good luck
 

the goal of pipeline is to reduce the combinational logic between two flops and by this way increase the speed. So you need to partition your algorithm or datapath by inserted flops.
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top