Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Mytech LCD Controller with Virtex 4 MB (Avnet) Board

Status
Not open for further replies.
ravics

ravics

Advanced Member level 4
Joined
Sep 1, 2010
Messages
116
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Location
Shangri-la
Activity points
1,852
LCD Controller 8-bit interface vhdl code required for Avnet (Memec) Virtex-4 SX board.
LCD is of Mytech Corp.
 

Problem with enable timing

The enable signal should be high & low according to the timing ONCE when valid data comes/changes. But my enable is changing multiple times during the same data.

How can I write the logic so that the enable process is NOT repeated for valid data more than once? For subsequent valid data Enable should again be high & low once.
 

Attachments

  • lcd_timing.png
    lcd_timing.png
    39.4 KB · Views: 98

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top