Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have already gone thru' this doc, but it gives the description of Temp Inversion and how it is applied.
I want to know what is the cause for it, in sense why it is seen in 65nm and below but not above 65nm.
What factors impact the delay in temp Inv corner ??
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
