Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

req:how to design high voltage ESD structure

Status
Not open for further replies.
S

staric

Member level 4
Joined
Sep 26, 2003
Messages
79
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
661
The breakdown voltage of ESD is larger than 20V. But the Vgs of process is smaller than 5v. And the Vds can afford 20V.
How to consider or design ESD I should?
What is the difference of MOS ESD structure and DIODE ESD struture, and what are their advantage and disadvantage?
 

I think you need to know ESD protection concept firstly.
I suggest you to study them in below two books,

ESD in Silicon Integrated Circuits, 2nd Edition
Ajith Amerasekera, Charvaka Duvvury


and

Basic ESD and I/O Design
by Sanjay Dabral, Timothy Maloney
 

staric said:
The breakdown voltage of ESD is larger than 20V. But the Vgs of process is smaller than 5v. And the Vds can afford 20V.
How to consider or design ESD I should?
What is the difference of MOS ESD structure and DIODE ESD struture, and what are their advantage and disadvantage?
Click to expand...

How much voltage your device can with stand.
(I mean what is the operating voltage you are targetting).

by MOS ESD strcture you mean centralized ESD protection scheme ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top