Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock data recovery w ext ref clock

Status
Not open for further replies.

jugemu1234

Newbie level 5
Joined
Jun 8, 2009
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,354
Hi all,

I've been working on CDR basics study. CDR is supposed to b useful because clock can b embeded. In fact however, many SERDES rx uses external ref clock generated in tx.

I think that ext clk incorporated with phase interpolation may help to deserialize less jittery manner relatively. But downside would b apparently one diff pair for clock must b distributed from tx to rx (this won't b problem if used local osc).

Can anybody suggest me if there is any other advantage to use ext ref clk in CDR system?

Thx in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top