Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Silvaco and Tanned EDA

Status
Not open for further replies.
M

Malek Lamari

Member level 4
Joined
Mar 28, 2009
Messages
71
Helped
16
Reputation
32
Reaction score
16
Trophy points
1,288
Location
Tunisia
Activity points
1,682
Hi,
I want to know if it is possible to use Tanner EDA to develop IC devices and then export the mask or the final netlist to Silvaco environment in order to simulate the type out process (Lithography ...).
If this is possible, this will allow us to simulate the hole IC design process.

Thanks in advance.
 

Yes, both tools -can- be used. The question you need to ask,
is whether your foundry will provide the PDK data and accept
a mask database from those tool sets. That comes down to
cases.
 

thanks for your helpful response,
In fact i am not planning to produce any chip, its all about simulation as Silvaco can simulate the fabrication process.
I have a doubt, i am planning to design a MIM capacitor based on a High-k dielectric, wich is HfO2. so, how to include this particular material inside Virtuoso or Tanner? that is, the capacitor is constructed of two electrode plates(Al for example) separated by the dielectric.
Is there a materiel library in Virtuoso ?

please i need an explanation.
 

Malek Lamari said:
... i am planning to design a MIM capacitor based on a High-k dielectric, wich is HfO2. so, how to include this particular material inside Virtuoso or Tanner? that is, the capacitor is constructed of two electrode plates (Al for example) separated by the dielectric.
Is there a materiel library in Virtuoso ?
Click to expand...
Why not simply insert the well known dielectric constant for HfO2 ? See e.g. here.
 

well my problem is that i can't fully understand the hole process design flow.
As i know Cadence and Tanner tools are intended for use in semiconductor designs with fabs PDKs (witch contain the process parameters and constraints).
but in my case, i need a to simulate a heterostructures with non conventional materials.
I can do this simulation using MultiPhysics envirenments like COMSOL and HFSS, witch have a materials library with all proprieties (R, Tt , dielectric cons ...).

i am not sure that i best describe the situation, i really need some explanations.
thanks.
 

silvaco itself has all the tools you need.
using tcad tools you can do the design of process and device and simulate both.

look at silvaco web site.

hock
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top