Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is a 20ft 100 pin LVDS bus running at 6MHz a bad idea?

Status
Not open for further replies.

pastro

Junior Member level 3
Joined
Aug 20, 2010
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,538
Hi all,

I have 10 local data collection nodes, all spread a distance of 20ft from a single USB2.0 controller board. Upon formation of a global trigger condition, I have to fill a FIFO on the controller board with 31 words (16 bit = 1 word) of data from each of the 10 nodes in a time of less than 50us. At this point, there exists no FPGA/microcontroller to read out these nodes--just the 10 nodes with 16bit ADCs interfacing to the rest of the world through a 16 pin data bus, plus 26 address/control lines to choose which ADC to readout.

I'm faced with many choices, but the big one I'm stuck on right now is as follows:
given the combination to tight time constraints and long distance, is there a problem with running a very wide (say, a 50 pin bus, so 100 conductor) LVDS ribbon cable at a rate of 6MHz over a distance of 20ft? The large number of conductors is not really a problem. I'm simply asking if you WERE to implement such a 100 conductor LVDS parallel scheme, could it handle a 6MHz rate over a distance of 20ft, or would it be besieged by EMI issues? Has anyone ever attempted such a feet successfully before? What sort of EMI environment were you in when you did it?

The other option is to serialize the bus, but that means running at higher speeds and adding complexity and power to the system...
 

Does anyone have any thoughts???
 

Which kind of device is the transmitter and receiver? FPGA? As the transmission speed is not that fast i dont think you might find any problem.
 

    pastro

    Points: 2
    Helpful Answer Positive Rating
I was thinking of using the SN65LVDS31/32 line driver and receiver. These will be the drivers and receivers for FPGAs

Is there any particular problem with doing this over ribbon cable? I was particularly worried that the width of the ribbon cable might be a problem at these speeds
 

I think, any cable with a basic symmetry would be O.K., e.g. any kind of twisted pair, including the said twisted ribbon cable. Exact impedance matching isn't an issue with the intended low signal rate respectivly short distance.
 

    pastro

    Points: 2
    Helpful Answer Positive Rating
Thanks, FvM!

For future reference, with a configuration like this, at what speeds would the "exact impedance matching" become a bigger deal?
 

Hi

Use a high speed parallel to serial converter (see fairchild site for details) it is a simple to use IC who need a clock a up to 16 data line converted to serial (4 line ) and back to parallel using a the twin IC

All the best

Bobi

The microcontroller specialist
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top