Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Analog Comparator Phase Margin Issue

Status
Not open for further replies.
J

jalinmes

Junior Member level 2
Joined
Jul 7, 2010
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
u.s.a
Activity points
1,451
Hi All,

I am now designing a dc to ac buck converter . There is a comparator in a voltage loop. I am now getting a severe phase delay when I tried to sense the output voltage and do the subtraction with Vref.

Is it possible that the delay is mainly contributed by the comparator?

Thank you very much,
 

If you are talking about hysteretic PWM mode, then the main delay is caused by the LC output circuit.
The comparator won't make a big contribution normally.
 

I think so too. Now my Vref is above 600KHz and I need to do the subtraction between Vref and Vsen ( which is proportional to Vout)

Is there a way to avoid these two to be too out of phase with each other? This is what stops me from pushing the frequency higher.

Thank you,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top