Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can sp.file accurately do the time-domain simulation in on-chip balun design?

Status
Not open for further replies.

microwaver

Newbie level 6
Joined
May 10, 2008
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,381
Hi guys
I'm now designing a on-chip balun. two methods may be adopted.
First, get sp. file from momentum simulation,and use this sp.file to embedded in the rest of circuit do the full simulation such as dc ac noise tran pss ect.
Second, to model RLCK use it to simulate instead balun.
what puzzled me is: can sp.file accurately do the time-domain simulation while RLCK model is so complex and hard to prefigure.what should I choose?
 

Re: balun design

Hi, microwaver.
My little experience show me that .sp file is unsuitable for time domain simulations in Cadence ADE. Even for small-signal simulations i had to use coupling capacitors to isolate my nport block for the dc currents and voltages were correct. But you cab use broadband spice model generator in ADS to create .scs model for transient and pss analyses.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top