Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
typically, a lower supply means much lower power dissipation. the dynamic power loss is often quoted as scaling with V^2. thus a 20% drop in supply voltage should result in a 36% drop in power consumption.
Clearly this doesn't take into account any other differences between the V2 and V4.
the v2 and v4 are different. Likely, the v4 uses a different process -- smaller transistors ect... Further, design optimizations might be possible on the v4 that weren't possible on the v2. for example, moving some large adders into a dedicated DSP tile as opposed to using fabric.
my point is that it is an oversimplification to say 36% is the power savings. its possible that it would be a little less, or a lot more.
What specific parts, speeds, and IO are you comparing?
comparing a small V2 to a very large V4 might not be a fair comparison. Likewise, if DCI IO standards are used on a V4, but not the V2, there will be substantial IO power differences.
It's exactly the same design...The inputs and logic power dissipation in V2 are the ones greater than in virtex4..
And it's virtex2pro if this makes any difference...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
