Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Interview questions from Qualcomm

Status
Not open for further replies.

rakko

Full Member level 4
Joined
Jun 1, 2001
Messages
233
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,298
Location
mozambic
Activity points
2,065
Which one of these designs is most suited to use formal verification instead of simulation completely (not hybrid approach)?
-Multipliers
-MPEG Decoder
-Arbiters
-CPU


The property "If a request is received, a grant will eventually be detected" is a:
-Liveness Property
-Safety Property
-Don't know


"Blackboxing" is to eliminate a sub-module from consideration when doing formal analysis. If a property is proven after blackboxing, what does it say about the design without the blackboxing analysis?
-The actual design is correct with respect to the property
-The actual design is incorrect with respect to the property
-No guarantee can be said about the correctness of the actual design with respect to the property
-Don't know


If the run produces a counter-example after blackboxing, what does it say about the design without the blackboxing analysis?
-The actual design is correct with respect to the property
-The actual design is incorrect with respect to the property
-No guarantee can be said about the correctness of the actual design with respect to the property
-Don't know


True or False: Assuming no constraints are used in the analysis, if a property is proven to be true by formal analysis tool, then it is tested for all possible input scenarios.
-True
-False
-Don't know


"Overconstraint" of assumptions is when the user defines a legal behavior as illegal and removes it from analysis. If the property is proved while given overconstrained assumptions, what can be said about the formal analysis?
-The actual design is correct with respect to the property
-The actual design is incorrect with respect to the property
-No guarantee can be said about the correctness of the actual design with respect to the property
-Don't know


"Underconstraint" of assumptions is when the user allows illegal inputs into the DUT. If the property is proved while it is underconstrained, what can be said about the formal analysis?
-The actual design is correct with respect to the property
-The actual design is incorrect with respect to the property
-No guarantee can be said about the correctness of the actual design with respect to the property
-Don't know
 

Hi,

Thanks very much for this comment.This comment's useful. It help me to think about my ideals.

Tks again and pls keep posting.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top