Gagan_SJSU
Junior Member level 1
- Joined
- Apr 3, 2010
- Messages
- 16
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- San Jose, CA
- Activity points
- 1,385
hi all
I am working on a PLL. The maximum phase error that I can afford between my input and output is 2 degrees. The PLL lock range is 47Hz to 63Hz with a reference of 60Hz grid 3v peak to peak. VCO center frequency is 55Hz ...I am having too much phase lag...what is needed to reduce it....I am using a 2nd order LPF
-Resistance------------- VCO----output
|
|
RESISTANCE
|
|
CAPACITANCE
|
|
gnd
I am working on a PLL. The maximum phase error that I can afford between my input and output is 2 degrees. The PLL lock range is 47Hz to 63Hz with a reference of 60Hz grid 3v peak to peak. VCO center frequency is 55Hz ...I am having too much phase lag...what is needed to reduce it....I am using a 2nd order LPF
-Resistance------------- VCO----output
|
|
RESISTANCE
|
|
CAPACITANCE
|
|
gnd