shahriar22nd
Member level 2
- Joined
- Sep 24, 2009
- Messages
- 45
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Location
- Dhaka, Bangladesh
- Activity points
- 1,663
Hi all,
I am learning the lvs of the mimcaps of ibm 9rf pdk with assura32-cadence ic613. I attached my schematic and the layout views, where I have only one lvs error- the substrate nodes of the schematic and the layout dont match. In fact, the substrate node of the layout is not being recognized. To create the substrate node, I placed a 'subc' in my layout with a 'gnd!' pin on it's 'M1' metal layer, but seems, it is not sufficient.
Moreover, as can be seen in the 'subc.jpg', there is a stamp connection error in the subc inspite of having the 'gnd!' pin on it.
Can anyone please write me how can I correct these errors?
Thank You.
Regards ...
I am learning the lvs of the mimcaps of ibm 9rf pdk with assura32-cadence ic613. I attached my schematic and the layout views, where I have only one lvs error- the substrate nodes of the schematic and the layout dont match. In fact, the substrate node of the layout is not being recognized. To create the substrate node, I placed a 'subc' in my layout with a 'gnd!' pin on it's 'M1' metal layer, but seems, it is not sufficient.
Moreover, as can be seen in the 'subc.jpg', there is a stamp connection error in the subc inspite of having the 'gnd!' pin on it.
Can anyone please write me how can I correct these errors?
Thank You.
Regards ...