Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how delay increases with decrease in signal swing?

Status
Not open for further replies.
B

balavinayagam

Member level 3
Joined
Feb 24, 2010
Messages
59
Helped
9
Reputation
18
Reaction score
8
Trophy points
1,288
Location
banglore
Activity points
1,630
hi all.
i have got a basic question . Consider an inverter. Does the delay of the inverter increase if i apply a lower signal swing voltage than the possible limit?


if so why does it happen?

thanks in advance
 

Yes. For a given rise time, lower signal swing means slower slew (V/ns) which means the inverter input transistors' threshold voltages will take longer to hit, and that the input capacitance will take longer to charge.
 
The concept is simple. All the transistors are used to either charge or discharge the load capacitance. The speed is depends on the input signal swing.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top