Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

About Floorplan-Spacing around Macro cells..

Status
Not open for further replies.
N

Nantha

Member level 1
Joined
Nov 5, 2009
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
India
Activity points
1,508
Hi all,

While floorplanning We have to block some space around macro cells like 20,20,20,20} for routing and all. How you r calculating this space it should have? It depends upon technology or I/O connections or ? Any calculation is there?

Please let me know the details about this..

Thanks in Advance..

Rgds,
Nantha
 

personnaly, on memories side without any pin connections, I made contact between two memories, only on the side that contains the pins (address, data...), I made a small space 2 or 5u, because there are few signals to connect, and in general, around the memory, there could have some available space due to the power routing of the memories.
 

    N

    Nantha

    Points: 2
    Helpful Answer Positive Rating
Normally we leave some space for power ring around the macro. You may need to calculate the required space through applying the Power Metal Pitch value. The required space should be able to accommodate the 2 power routing tracks.
 

Hi RCA & Kumar,
Thanks for ur reply. I'm clear about this problem.. :)

rgds,
Nantha
 

Hi,
i have macros ,for that macros around some space require to aviod congestion. we have to put placement blockage no std cells to place that area. Any calculation is there for spacing?



Regards,
Ravi.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top