Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

max trans and cap violations

Status
Not open for further replies.
E

engr

Member level 3
Joined
Jul 28, 2008
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,701
hi all

i have setup and hold met with good margin of postive slave, but i have max trans and cap violations, still i need to fix them? if so why we need to fix them even after meeting setup and hold with good margin

Thanks in advance
 

In the liberty file, it is define the timing arc, in a table. The parameters of this tables are the transition and the capacitance.

When a net violate a max cap, the tool extrapolate the timing, because it can't find the value in the table inside the lib. The formula uses for the extrapolation could not reflect the reality, and if the violation are very huge, the error on the timing could be very high.

So you need to check all your trans & cap violations, to see if this violations occur on important signals and if the violations are hugh or not.

In general the PR tool correctly fixe the cap&trans violations, but some time you need to fix by ECO steps.
 

    E

    engr

    Points: 2
    Helpful Answer Positive Rating
@rca, Thanks a lot for the perfect answer. I had the same doubt some time back & got it cleared a few days ago.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top