Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About Simulation of Clock Jitter Effects on DAC Output

Status
Not open for further replies.

waosai

Member level 2
Joined
Aug 22, 2004
Messages
44
Helped
2
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
420
Hi everybody, recently I'm studying Matlab simulation of clock jitter effects on DAC output spectrum.

First I get an ideal DAC output without clock jitter and do a FFT analysis to see its spectrum. This step is easy to realize.

Then I generate DAC output with jittered clock. In this case, output data will have some errors due to jitter. But the question is how to do FFT analysis on this output?

In the first case, the output is uniformly sampled at the interval of Fs (FFT sampling
frequency which is the same as Fck, the clock frequency of DAC in my code). However, in the latter case, the output data are not uniformly sampled because clock edge are uncertain. Shall I use nonuniform sampled FFT? How to implement it?

It really beseiged me for a long time. Hope you can help me. Thanks a lot!
(waosai@hotmail.com)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top