Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me code a 1st stage ring oscillator in VHDL

Status
Not open for further replies.

ganesh018

Newbie level 3
Joined
May 29, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
kollam
Activity points
1,299
can u plz help me in coding a ring oscillator in vhdl?my project is generation of true random numbers in fpga.its 1st stage is ring oscillator plz help
 

ring oscillator

It's just a logic cell delay chain. You need to use tool specific synthesis attributes to prevent the design compiler from removing redundant logic cells.

Altera has a design cookbook, also covering true random generators:https://www.altera.com/literature/manual/stx_cookbook.pdf
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top