vivek4m
Newbie level 5
Hi Friends,
I need to use a time delay (not clock cycles delay) in one of my systemverilog assertions. It will be a great help if anyone could give me an insight of whether I can do it or not? If yes, then how can I do it.
I am looking for a way to implement something like this:
property delay_problem;
@(posedge clk) disable iff(reset)
seq_a |-> #50 seq_b;
endproperty
For this I get an error:
Error-[SE] Syntax error: token is '#'
Please help.
Thanks & Regards
Vivek
I need to use a time delay (not clock cycles delay) in one of my systemverilog assertions. It will be a great help if anyone could give me an insight of whether I can do it or not? If yes, then how can I do it.
I am looking for a way to implement something like this:
property delay_problem;
@(posedge clk) disable iff(reset)
seq_a |-> #50 seq_b;
endproperty
For this I get an error:
Error-[SE] Syntax error: token is '#'
Please help.
Thanks & Regards
Vivek