shahriar22nd
Member level 2
- Joined
- Sep 24, 2009
- Messages
- 45
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Location
- Dhaka, Bangladesh
- Activity points
- 1,663
Hi all,
I was designing a circuit, having an inductor, in cadence virtuoso with ibm 90nm pdk. Inductors of this pdk have optional center taps. However, I do not need the center tap. So, I unchecked the 'include centertap wire?' option in the create instance box both in schematics and in layout. It worked for the pcells of the layout- no center tap appeared, but did not work for the schematic symbols. The center tap is always present in the schematic symbol and is creating floating pin warning when check and saved.
Could anyone please write me, how the center taps of the inductors of ibm 90nm technology can be eliminated, specially from the schematics ?
Thank you.
I was designing a circuit, having an inductor, in cadence virtuoso with ibm 90nm pdk. Inductors of this pdk have optional center taps. However, I do not need the center tap. So, I unchecked the 'include centertap wire?' option in the create instance box both in schematics and in layout. It worked for the pcells of the layout- no center tap appeared, but did not work for the schematic symbols. The center tap is always present in the schematic symbol and is creating floating pin warning when check and saved.
Could anyone please write me, how the center taps of the inductors of ibm 90nm technology can be eliminated, specially from the schematics ?
Thank you.