Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the half cycle datapath ?

Status
Not open for further replies.
S

simplybharath

Junior Member level 2
Joined
Apr 22, 2009
Messages
21
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,400
hi all , can anyone explain what is a half cycle datapath ??

thank you
 

half cycle path

a path where the data is launched by a FF on posedge of a clock and captured by a FF on negedge, hence the time available is only half a cycle instead of full cycle where both FF are working on posedge
 

half cycle path

ok , where are this kind of paths used generally ?? whats the logic associated and y ?
 

half cycle path

I guess these types of data paths are figured out in Latch based designs, where data is captured only when the clock is 1.
Correct me if I'm wrong.
 

half cycle path

generally we have architecture like ram->lat-> reg
here ram is a neg edged and lat is +ve edged one,
so ram to lat is a half cycle path
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top