Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
no correct ans is available.
But it includes Memory, LUT and flipl flops. The associated unused component cannot be used. However they count. So it seems to be an ambiguous term.
BRMadhukar
system gates is equivalent of the logic utilized interms of 2 input NAND gates. There will equivalent for each of the components used in the logic(flip flops, ram , mux....).
But there is no fixed gate size for logic cells such as LUTS etc. It varies depending on the way it is used. So how can there be a fixed system gate count for a FPGA.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
