Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is it a tutorial talking about bottleneck of pipelined ADC?

Status
Not open for further replies.
B

barry0107

Newbie level 6
Joined
Oct 15, 2008
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,348
Hi,

I am looking for a tutorial or any document about the bottleneck of pipeline ADC. For example, normally the clock jitter is hard to be better than 1p RMS sec. Therefore, we know it is not easy to create a pipeline ADC better than this resolution. Is there any teaching lecture or tutorial talking about the bottleneck of pipeline ADC based on the popular technology NOW? Thanks a lot.


BR,
Barry
 

Re: Is it a tutorial talking about bottleneck of pipelined A

Clock jitter is not a bottleneck of pipeline ADCs or any ADC, for what matters.
If you want to read documents on ADC design, try:
https://iadc.ca/Pipeline_ADC_tutorial.htm
**broken link removed**
or L. Sumanen and M. Waltari PhD dissertations, for example.
 

    B

    barry0107

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top