anybody have verilog code for data memory in single cycle processor mips ?i need it badly ...assignment pls help