Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

timing_enable_non_sequential_checks

Status
Not open for further replies.
K

kbulusu

Full Member level 2
Joined
Apr 23, 2003
Messages
138
Helped
27
Reputation
54
Reaction score
21
Trophy points
1,298
Activity points
894
Hello,
Can anyone give me an insight as to what the following setting in synopsys does ?

set timing_enable_non_sequential_checks true/false

I dont have access to the manpages and i'm trying to understand what this does. If anyone can past the manpage of this particular config also that would be helpful.

Thanks,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top