Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ADC design - "gnd! shots to gnd" error

Status
Not open for further replies.
L

liushaotao

Newbie level 3
Joined
Jan 18, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,313
I am doing ADC design. In the layout design, the digital part is used standard cell and the analog part is draw by myself. But when i do the LVS check, it generated a error, "gnd! shots to gnd" (gnd! is the global ground for standard cell; gnd is the pin I created for analog part). Can any one help me to solve this problem?
 

global gnd! shots to gnd

Embedding global gnd! in a standard cell is just stupid.

gnd! needs to be your top level simulation testbench ground
reference, and any node inside an IC is guaranteed not to be,
if you care about L and/or R in any way. Standard cells
should use gndd! (digital global "ground") and then you can
"break" the nets with a presistor or something.

Maybe you have to do this to your layout (add a metal
resistor, or something - messy if you have a web of ground
bus straps, all needing cut).

Your other option is to continue living a lie, and call your
analog ground (gnda!) "gnd!" as well.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top