Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What tool to be used to generate sdf file?

Status
Not open for further replies.
W

wakki1187

Newbie level 5
Joined
Feb 7, 2010
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
Hello. :)

There is a function for 'Add delay paths' in TetraMAX that require a file for delay path, and I think I have to use .sdf file for it.
Am I correct?
or maybe there is another file that I should use?

Can someone tell me which tool should I use to generate .sdf file to be used for path delay fault detection in TetraMAX?

Is it PrimeTime @ Design Compiler @ any other software?
 

Primetime
 

    W

    wakki1187

    Points: 2
    Helpful Answer Positive Rating
Ooo.. but why tmax produce error when I insert sdf file for path delay file?
Is it not compatible with tmax?
 

why do i always generate sdf file using DC??
 

lulugui said:
why do i always generate sdf file using DC??
Click to expand...

Hi,
During synthesis rtl is converted into logic gates , flops etc ..... generally in synthesis
the timing parameters are not set properly. So, after the netlist generation we go for bcs & wcs timing simulation to verify whether the timing parameters are met during synthesis or not.
The .sdf file contains all the timing related informations of all the gates ie delay between I/P and O/P of a particular gate.

Hope you get your answer
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top