Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

timing constraints and P&R

Status
Not open for further replies.

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
960
Helped
40
Reputation
82
Reaction score
24
Trophy points
1,298
Location
Florida, USA
Activity points
9,116
hi

in actel flow, i have to write my timing constraints as SDC, referencing to net objects. the synthesizer handles them correctly, but the P&R program says error in SDC. i belive the P&R should be also timing driven, not only the synthesis.
probably the objects and object names disappeared after synthesis.

how to maintain ALL object/net names after synthesis in actel flow?
the syn_keep is what i tried gave errors, and i have to specify it to every net.
the best would be if i could maintain the entity hierarchy and all portnames of all entities in all files with one action. i mean i dont want to set some synthesis directives to every port/net separately.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top