Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Basic question about creation of inversion layer and the bias effect

Status
Not open for further replies.

deepak242003

Full Member level 5
Joined
Dec 24, 2008
Messages
310
Helped
43
Reputation
86
Reaction score
18
Trophy points
1,298
Location
Banglore
Activity points
2,816
Hello All,

I have to simple doubts:

1) creation of inversion layer: above particular Vgs holes are rejpelled away from gate jujnction and immobile Negative ions are formed.. and when Vgs is increased further, inversion layer is formed.. ( electrons ) where these electrons comes from???


2) Bias effect :
If substrate is baised lower, more holes are repelled so less voltage should be required as part of first stage is already done..then threshold voltage shuould decrease... but it is said that it increases... sumwhere I read bcoz of depletion layer....


Any explanation or supporting documents will be highly appreciated.
 

Re: basic device Physics

deepak242003 said:
Hello All,

I have to simple doubts:

1) creation of inversion layer: above particular Vgs holes are rejpelled away from gate jujnction and immobile Negative ions are formed.. and when Vgs is increased further, inversion layer is formed.. ( electrons ) where these electrons comes from???


2) Bias effect :
If substrate is baised lower, more holes are repelled so less voltage should be required as part of first stage is already done..then threshold voltage shuould decrease... but it is said that it increases... sumwhere I read bcoz of depletion layer....


Any explanation or supporting documents will be highly appreciated.

Deepak - these are excellent questions. The answers are:

1. in nMOSFET the electrons are (quickly) coming from n+ doped source and drain regions. In a MOS capacitor, there may be no n+ regions, so the electrons are generated by thermal generation mechanism in the depletion regions - the generation process is much slower (than drift), but that depends on temperature.

2. Now, for back biased p-type substrate (i.e. negative voltage on p-type region with respect to n+ region source (overlapping with the gate)), if the substrate is already in inversion, further increase of negative bias would extend (enlarge) the depletion region (between the inversion layer and neutral substrate). This increase of depletion layer is accompanied by a negative charge buildup on one side of the depletion region (negative ions from depleted acceptors on the neutral substrate side), and positive charge buildup on the inversion region - i.e. the concentration of electrons in the inversion layer would decrease. So, negative back bias of the substrate (with respect to n+ doped source) results in a decrease of inversion layer charge (electron density), which is equivalent to increase of Vt.
 

    deepak242003

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top