Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Globally, I do not know. But I have had occasion to build hand-
matched clock trees and rework logic blocks for timing match
when the clock rate relative to natural gate delay made it
necessary.
Standard cell design styles generally depend on there being
a lot of built-in margin, so that you can pretend not to care.
But if you want to squeeze all you can out of a given technology,
there is still full-custom (though not many people want to
design logic using SPICE and adding layout parasitics).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
