Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

synthesis, pnr - clock 400 Mhz and 200 Mhz in a design

Status
Not open for further replies.
S

seeravi

Member level 1
Joined
Sep 1, 2008
Messages
35
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,489
Hi,
Two different clock 400 Mhz and 200 Mhz in a design.
In terms SDC file:
What are things take care in Synthesis Stage?
What are things take care in PNR Stage?

What we have to specify SDC constraints files?

see the attahment

Regards,
Ravi
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top