Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Nanosim - State Comparison Errors

Status
Not open for further replies.
N

nanavaras6284

Member level 1
Joined
Jan 17, 2009
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,508
I am a student, working on Digital IC design. When I used Nanosim for Post-Layout simulation, it generates a lot of state comparison errors.

The inputs to Nanosim are
1. hspiceD netlist generated from Cadence Virtuoso extracted view from Layout.
2. Vector file generated from VCD file (obtained by NCVerilog simulation of the verilog gate-level netlist and the SDF file generated by SOC Encounter).
3. Configuration file.

The Virtuoso extracted view and Encounter gate-level netlist are checked for LVS and found to be the same.

Why does this State-comparison error occur, when the input files are the same. How should I go about to solve this error?
 

ljxpjpjljx said:
do you have load sim lib ?
Click to expand...

I am not sure, what you are referring to as "sim lib", but let me know, whether the below explanation answers your query.

1. The gate-level netlist, along with the Verilog library files (obtained from foundry) are used as input to NCVerilog simulation.
2. The spice model files (obtained from foundry) are also included in the SPICE netlist for Nanosim simulation.

Is there anything else, you are referring to as "sim lib"?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top