Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

synthesis constraints versus implementation constraints

Status
Not open for further replies.

tariq786

Advanced Member level 2
Joined
Feb 24, 2004
Messages
562
Helped
67
Reputation
134
Reaction score
53
Trophy points
1,308
Location
USA
Activity points
3,048
I see in the following webpage

**broken link removed**


that you can write constraints before synthesis. This brings up the question that "does one need implementation constraints if one has already written synthesis constraints?"

For examples, i write synthesis constraints to constrain period and offset delays, then do i have to write implementation constraints for these as well? The webpage hints that this is not needed. But i am making sure by posting this question to expert fellows on the edaboard.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top