Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

calibre view in cadence virtuoso design flow

Status
Not open for further replies.

ams123

Newbie level 6
Joined
Apr 24, 2009
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,365
Has anyone experienced the following problem?
I have ubuntu OS, and mentor calibre (2008 version), cadence IC610.
With Calibre PEX, I am able to extract "spectre" netlist without any problem. However, if I use calibreview for post layout simulation in cadence design flow (Analog Design Environment), the extracted calibre view (it is a schematic, chosen in PEX output option) has lots of shorts, it is useless.

Part of my netlist (cell.pex.netlist) looks like:

.....
mgc_rve_device_template "nmoscap" "PLUS" "MINUS"
mgc_rve_device_template "moscap_rf33_nw" "PLUS" "MINUS" "BULK"
mgc_rve_parasitic_template "c" "r" "l" "k" "h"

mgc_rve_cell_start "random_genf" "CLK" "ENF" "RNUM_OUTF" "VDD" "VSS"
mr_pi "nch" "dcell2/I13/MNM0" '( "dcell2/I13/MNM0_d" "dcell2/I13/MNM0_g" "dcell2/I13/MNM0_s" "dcell2/I13/MNM0_b") '( ("l" 6e-08) ("w" 1e-06) ("ad" 1.9e-13) ("as" 1.51667e-13) ("pd" 2.38e-06) ("ps" 1.52e-06) ("nrd" 0.19) ("nrs" 0.151667) ("sa" 1.9e-07) ("sb" 1.455e-06) ("scc" 8.55438e-05) ("sca" 4.5363) ("scb" 0.00284833) ) '(1.52 7.905)
mr_pi "nch" "dcell2/I17/MNM0" '( "dcell2/I17/MNM0_d" "dcell2/I17/MNM0_g" "dcell2/I17/MNM0_s" "dcell2/I17/MNM0_b") '( ("l" 4e-07) ("w" 2e-06) ("ad" 2e-13) ("as" 3.03333e-13) ("pd" 2.2e-06) ("ps" 3.04e-06) ("nrd" 0.05) ("nrs" 0.0758333) ("sa" 2.95475e-07) ("sb" 7.75e-07) ("scc" 4.27534e-05) ("sca" 2.3681) ("scb" 0.00133974) ) '(1.86 6.905)
mr_pi "nch" "dcell2/I17/MNM1" '( "dcell2/I17/MNM1_d" "dcell2/I17/MNM1_g" "dcell2/I17/MNM1_s" "dcell2/I17/MNM1_b") '( ("l" 4e-07) ("w" 2e-06) ("ad" 3.5e-13) ("as" 2e-13) ("pd" 4.35e-06) ("ps" 2.2e-06) ("nrd" 0.0875) ("nrs" 0.05) ("sa" 9.25163e-07) ("sb" 1.75e-07) ("scc" 4.27534e-05) ("sca" 2.08275) ("scb" 0.00133693) ) '(2.46 6.905)
mr_pi "nch" "dcell3/I17/MNM1" '( "dcell3/I17/MNM1_d" "dcell3/I17/MNM1_g" "dcell3/I17/MNM1_s" "dcell3/I17/MNM1_b") '( ("l" 4e-07) ("w" 2e-06) ("ad" 3.5e-13) ("as" 2e-13) ("pd" 4.35e-06) ("ps" 2.2e-06) ("nrd" 0.0875) ("nrs" 0.05) ("sa" 1.75e-07) ("sb" 9.25163e-07) ("scc" 4.27534e-05) ("sca" 1.96831) ("scb" 0.00133694) ) '(3.34 4.295)
mr_pi "nch" "dcell1/I17/MNM1" '( "dcell1/I17/MNM1_d" "dcell1/I17/MNM1_g" "dcell1/I17/MNM1_s" "dcell1/I17/MNM1_b") '( ("l" 4e-07) ("w" 2e-06) ("ad" 3.5e-13) ("as" 2e-13) ("pd" 4.35e-06) ("ps" 2.2e-06) ("nrd" 0.0875) ("nrs" 0.05) ("sa" 1.75e-07) ("sb" 9.25163e-07) ("scc" 4.27534e-05) ("sca" 1.95971) ("scb" 0.00133693) ) '(3.34 6.905)
....

I do not understand why all the extracted transistors start with mr_pi, does this cause the above problem?

Appreciate your response.
 

I too getting the same response

Can any one help me??


Thank you

RamesH
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top