Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why 5V for Std. TTL and 15V for CMOS as VCC ?

Status
Not open for further replies.
I

ITP

Advanced Member level 4
Joined
Jul 11, 2001
Messages
116
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
1,136
Why 5V for Std. TTL (ex: 7400) and 15V for CMOS (ex: CD4001) as VCC. What are the factors which actually determines the supply voltage for each familes.

Any idea ?

Regards
Itp
 

Hi

One of the reason is noise immunity. Another one is power consumption.

Due to the high input impedance of CMOS circuits, their noise sensitivity is very high, therefore, a large gap between vil (voltage input low) and vih (voltage input high) gives a large noise marging. On another side, their power consumption is low. So high value of power supply voltage was possible. A good compromise between noise immunity and low power consumption was 15V for the value of the power supply.

TTL circuits have a much lower input impedance and therefore a lower noise sensitivity. But it consume much more current than CMOS. So the compromise was 5V for the value of the power supply.
 

The TTL are desined to work with a standart 4.5 volt Cell then 5V but the cmos can work in a wide range of power voltage -usualy from 3 to 15 volts this is due the higher Vgs of MOS FETs but the lower Vcc -the lower the max frequency of CMOS-and the switching speed also!!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top