Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Error "malformed device nrdip" in TSMC035 when usi

Status
Not open for further replies.
R

rficdesigner

Member level 2
Joined
Jun 17, 2008
Messages
52
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Korea
Activity points
1,592
Hello everyone,

I am doing layout with TSMC035 4M2P. I face with folowing problem:
Whenever I add the resistor 'rnwod', the LVS check tool generates the
error message: "malformed device nrdip". (please see attached file)
Do you know what is the reason and how to solve the problem?
Can this error be waived or we have to remove all error?

Thanks you and best regards,
 

Re: Error "malformed device nrdip" in TSMC035 when

I have just reviewed this violation and I can give the answer to you.
LVS rule deck has option regarding resistor's connection that any resistors have no connection, malformed device errors will be generated.
Could you try to give the connection on the plus & minus pins of resistor, you can get the good results.
Merry Christmas!!
 

Mr. dal, thanks for your reply.
Even I connect both resistor pins to other devices, I do face with this error.
The attached file is for illustration purpose only.
In real situation, I connect all devices together and that error still exists.
Anyone has experience about this please help me.

Thanks
 

May be a special identification layer is missing in your layout, or was missed to be extracted? Is it a salicide-blocked resistor? In this case the salicide blocking layer must be present. Just a guess!
 

Re: Error "malformed device nrdip" in TSMC035 when

I agree with erikl.
And I will give just a comment for you.
This malformed device error was created during netlist extraction from layout.
So you can find extraction information that is seed region and pin region of each device in the VLW window.
If this device has no any information regarding seed region and pin resgion,
layout is wrong.

BYD, did you use Pcell?
If Pcell has malformed error, please contact TSMC.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top