Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to measure and plot time jitter in Pspice?

Status
Not open for further replies.
S

sutapanaki

Advanced Member level 4
Joined
Nov 2, 2001
Messages
1,346
Helped
523
Reputation
1,048
Reaction score
486
Trophy points
1,363
Location
US
Activity points
11,152
jitter pspice

Hi,

I need to measure and plot time jitter (or phase difference between two clocks) using Pspice. Does anyone know how to do this? It has to be done with Pspice and in time domain.
 

Re: jitter in Pspice?

I've never seen what you request so what follows it's only an idea. I don't know it'd work.

To measure time difference between clocks

List of materials

1 perfect RS flip-flop
1 half period delay


experimental set up

clock1 -> set
clock2 + delay -> reset

where

delay = 1/2f ~0.5f1 ~ 0.5 * f2

Vmeasured (at Q output)

VQ = VH * [0.5 + f (1/f1 - 1/f2)] ~ VH*[0.5+(f1-f2)/f]

where VH is the flipflop high voltage output level.

f~f1~f2 (small differences!!!)


for f1=f2 you measure (at Q FF output) VQ= VH/2, i.e. it's your zero value (so you can measure phase shift > and < 0).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top