Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Gate count in ASIC and the NAND equivalent gates

Status
Not open for further replies.
C

cafukarfoo

Full Member level 3
Joined
Jul 25, 2007
Messages
170
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,510
Hi Sir/Madam,

When we talk about gate count in ASIC,

are we referring to how many NAND equivalent gate in the design?

Thanks in advance for your help.
 

Re: Gate count in ASIC

each company will provide an estimate for the gate count method!
 

Re: Gate count in ASIC

If nothing is mentioned you can assume that.
 

Gate count in ASIC

generally it will be whole area div by NAND2X1 std celll area.
 

Gate count in ASIC

This is usually just a rough estimate anyway when people toss around "gate count". If you want to see a real gate count you should look at a synthesis report.
 

Gate count in ASIC

yep, that synthesis report contains real gate count of the design, which is equal to the cell actual count, which includes cells like AOI or other big cells also,

But i think whn we need to express a design size to the external world, who may not want to know the types of cells used but need to get a estimation ,, thn we generally go for equivalent nand gate cell count
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top