Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I you want heriraical level ,I think you should have the bottom schematic and symble at first ,so you can convert the cdl to schematic .
Remmeber ,you should delete the subcircuit nelist, and moidify the reference library just as convert verilog to schematic?
Hopw it help you , and you can have a try or paste the netlist .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.