Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The basic concept of opamp-based peak detector with reset (FET)

Status
Not open for further replies.
L

lego_tech

Newbie level 3
Joined
Nov 17, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,298
Hi

Can anybody show me an similar example of this type of circuit?
 

Re: A peak detector with reset

The basic concept of opamp-based peak detector with reset (FET) can be found here:

http://www.smithshardware.com/Project/Peak_Detectors.pdf

To fulfil other requirements, you will have to add a current limiting resistor in series with the FET(reset) and re-calculate the value of the storage capacitor (that’s the 10mV/s) ..

Rgds,
IanP
 

Re: A peak detector with reset

Whats the formula to calculate the voltage across the capacitor to get 10mV?

I am coming across too many formulas at the moment & the book does not explain it very well.
 

Re: A peak detector with reset

Try formula for discharging RC circuit .. and solve it for C ..

t=1s
Vo=1V
V=Vo-10mV
and
R=1MΩ ..

Rgds,
IanP

PS: keep in mind that q=V*C ..
 

    L

    lego_tech

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top