Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

conjugate match of frequency multiplier

Status
Not open for further replies.

sonofsky

Junior Member level 2
Joined
Jun 3, 2009
Messages
22
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,421
I am going to design a W-band frequency tripler using the package ADS, in order to get better efficiency, the source impedance should conjugate match the input impedance of varactor diode, and the load impedance shoule conjugate match the output impedance of varactor diode. But I dont't know how to conduct the conjugate match. When I optimized the source impedance(R1+j*X1) and load impedance(R2+j*X2), I even found that the power of output fundamental component is larger than that of input fundamental component(the source power is 20dBm), it's impossible in passive frequency multiplier.
Can anyone tell me why and give me some advice about the conjugate match of varactor diode in ADS simulation ? thank you!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top