Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Free Verilog design of SPI in CPLD

Status
Not open for further replies.

Sobakava

Full Member level 6
Joined
Mar 27, 2002
Messages
350
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Activity points
3,342
SPI & CPLD

I implemented some up/down resettable counters in my CPLD with Verilog. I routed bits of the counters to the pins of CPLD, they are working fine... Now I want to read the contents of these counters using a simple (simplest) serial interface with a microcontroller.

I've to select counter number, then read it (16bits)... SPI is ok for this? Or is there a simpler way? where can I find sample free verilog design for this?
 

Re: SPI & CPLD

Hi

There is something at opencore.org.

h**p://www.opencores.org/projects.cgi/web/simple_spi/overview
h**p://www.opencores.org/cvsweb.shtml/spi/

* = t
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top